A broadband low-noise amplifier (LNA) MMIC with a novel on-chip switchable gate biasing circuit is proposed. The biasing circuit is able to switch on/off the low noise amplifier and compensate the variation of threshold voltage (V th ) and temperature, hence improving the robustness of the amplifier over a wide operating frequency range. The switching frequency is up to 1MHz, and the fluctuations of on-state quiescent current and power gain of the amplifier are within ±7.9% and ±0.8% when the threshold voltage varies from -0.15 V to 0.15 V. The power gain variation is stabilized within ±1.25 dB by the biasing network, while the temperature changes from -55°C to 125°C. Realized in 0.15 μm E-mode pHEMT technology with size of 2.0 mm×1.3 mm, the LNA provides a typical gain of 24 dB while maintaining input and output return loss better than 10 dB and the noise figure (NF) of the LNA smaller than 1.6 dB from 4 GHz to 20 GHz. 
. However, MMICs based on pHEMT technology are sensitive to the threshold voltage variation due to fabrication process fluctuation and temperature variation [7] . One of the most important factors, which determines the yield of amplifiers, is the threshold voltage of the utilized transistors, so it's necessary to compensate the effect of the threshold voltage variation in order to improve the robustness and yield [8] . For low power applications, LNA is also required to be conveniently turned off when the receiver system is inactive [9] . For some extreme environmental applications, the compensated temperature range offered by existing gate biasing circuit is not enough [8] [10] . In this letter, we propose and verify a novel on-chip gate biasing circuit which enables the low noise amplifier with switchable ability and stable RF performances over threshold voltage and 
Compensation of threshold voltage variation
A current feedback circuit includes transistor Q 1 and transistor Q 2 withits gate connected to the drain of the first transistor Q 1 and its drain connected to V D . When V th slightly decreases due to fabrication process variation, the current I D1 of Q 1 increases, resulting in current I D2 decreasing of Q 2 , and V G3 linearly decreases as I D1 increases, as follows:
( 1 ) Adjusting R 1 and R 2 to make the following equation:
( 2 ) Considering Q 3 and R 5 as a source coupled FET circuit, the relationship between V G3 and V S3 (or V G ) is as follows:
Combing (2) and (3): ∆ ∆ ( 4 ) The quiescent current I Q is determined by the following equation: k ∆ ∆ ( 5 ) Where k is a process related parameter. Finally, the quiescent current I Q of LNA, and the RF performances will be kept stable theoretically while V th varies.
Compensation of temperature variation
One of the aims of compensation biasing network is to stabilize small signal gain of LNA against temperature variation from -55°C to 125°C. Generally, when ambient temperature increases, both the small signal gain of LNA and ∆V th decrease. Based on this fact, the proposed circuit also has the ability of compensating temperature variation by performing the same analysis as the previous section. In addition, a positive temperature coefficient mesa resistor R 6 is utilized instead of thin film resistor, which lifts the internal operation voltage and further reduces the variation of small signal gain against temperature variation. The relationship between V G and R 6 is described as follows: ( 6 ) V G changes slightly (∆V G ≈0) when the sum of I D1 , I D2 and I D3 decreases but R 6 increases with increasing temperature. Finally, the current I Q in (5) increases as temperature increases to compensate the gain reduction of LNA, and similar analysis can be performed for the case of temperature decrease. The low noise amplifier with the proposed gate biasing circuit is fabricated using a commercial 0.15 µm GaAs Enhanced mode pHEMT MMIC technology, with a die size of 2.0 mm × 1.3 mm, and demonstrated in Fig. 3 . The chip is typically biased with a +5 V V D supply and TTL control voltage, which consumes only 32 mA and has a typical P-1dB of 2 dBm. Fig. 4 shows the noise figure (NF) and small signal gain with temperature varies from -55°C to 125°C. When temperature is 25°C, the measured NF is lower than 1.6 dB over the bandwidth 4 to 20 GHz with a best NF of 0.6 dB at 4 GHz and the measured gain is higher than 23.8 dB over 4 to 20 GHz. When temperature is varied form -55°C to 125°C, the fluctuations of NF and gain are about 1.0 dB and 2.4 dB respectively which can be well adapted for different applications. The jitters of NF and gain are due to the possible mismatch between noise source and noise figure analyzer. Fig.5 demonstrates the switching performances of LNA MMIC with gate biasing circuit in a typical radar application. Fig.5 (a) shows the pulse width of 100 us and pulse period of 110 us, and the ratio is about 90% which meets the application requirement. The overshoot of the pulse is less than 0.05 dB as showed in Fig.5 (b) . The rising time and falling time are 50 ns and 25 ns respectively as showed in Table 1 compares the performance of the state-of-the-art wide band pHEMT low noise amplifiers. To the best of our knowledge, the chip adopting the proposed gate biasing circuit in this letter has the widest operating temperature ranging from -55°C to 125°C compared with references [11] [12] [13] [14] while ∆NF and ∆Gain normalized with temperature are excellent and also owns a quite low power consumption of 160 mW while keeping an excellent RF performance such as NF and Gain.
